CIMdata PLM Industry Summary Online Archive
13 September 2004
Product News
Carbon Adds VHDL and Mixed Language Support, Prepares for European Launch
Carbon Design Systems announced the addition of VHDL and mixed language (VHDL and Verilog) support to its product line. Since debuting last year, Carbon's SPEEDCompilerT and DesignPlayerT products have been used to greatly enhance Verilog runtime performance, on the order of 10-50X faster than popular simulators. New SPEEDCompiler options now allow the same level of acceleration for VHDL and mixed language designs.
"The addition of VHDL support to our product line enables us to address the needs of a global design market," proclaimed Steve Butler, President and CEO of Carbon. "We are now strongly positioned to carry our worldwide expansion to the European market and build a strong foundation for success, as we have in North America and Asia."
"Supporting VHDL is an imperative for building a broad customer base in Europe and supporting our current customers that have mixed language requirements," noted Alan Swahn, Vice President of Marketing at Carbon. "Our customers can now deploy a single executable model of their design, even though its constituent parts may be a combination of VHDL, Verilog, and C."
Carbon's SPEEDCompiler software reads synthesizable Verilog and/or VHDL and generates a high-performance engine-DesignPlayer. DesignPlayer can represent one or more chips and multiple engines can represent a system that encompasses hundreds of millions of gates. DesignPlayer is a soft-model that is accurate to the hardware-cycle and register accurate. DesignPlayers can run standalone, be linked into C, C++ test environments, or even be directly coupled to a SystemC simulator as a callable model. DesignPlayer users have the performance they need to validate firmware, software drivers, and diagnostics, while maintaining the hardware's errata.
Pricing and Availability
SPEEDCompiler typically serves a large engineering project group working across an enterprise and is priced from $200,000-$350,000 for an annual subscription. DesignPlayer engines for development are $10,000 per seat in volume and engines for IP deployment are under $2000 per seat in volume.
SPEEDCompiler-Verilog has been used for over a year by Carbon's customers, including EMC, Sun Microsystems, and Agere Systems. SPEEDCompiler-VHDL is being tested by several customers today and is targeted for general availability by October of this year.
Become a member of the CIMdata PLM Community to receive your daily PLM news and much more.
Tell us what you think of the CIMdata Newsletter. Send your feedback.
CIMdata is committed to your privacy. Your personal information will never be sold or shared outside of CIMdata without your express permission.