CIMdata PLM Industry Summary Online Archive
19 October 2004
Product News
CoWare and LSI Logic Announce ConvergenSC SystemC Models for ZSP
CoWare® Inc. and LSI Logic Corporation announced availability of ZSP® SystemC-based models for use with the CoWare ConvergenSC design environment. LSI Logic developed cycle- and transaction-accurate SystemC-based models for each of the available ZSP cores (ZSP200, ZSP400, ZSP500, ZSP540 and ZSP600) and, through joint cooperation with CoWare, integrated the ZSP models into CoWare's extensive ConvergenSCT Model Library. The first deliverable of this ongoing relationship-the ZSP500 model-is available now.
"The ability to quickly and accurately model an SoC during the architecture phase is critical for bringing an optimized product, in terms of cost and performance, into the marketplace," said Rafi Kedem, senior director of marketing of the LSI Logic DSP Products Division. "Designers can select the appropriate DSP core from the software compatible family of ZSP cores to handle the signal processing and system control tasks. The collaboration with CoWare helps our customers to develop applications in the wireless, voice and multimedia segments while beating their performance and cost goals for these complex SoC designs."
"With ConvergenSC, the SoC designer can analyze and optimize the combination of the ZSP on-chip interconnect, the ZSP memory-subsystem, and the ZSP software in order to get the maximum system-level performance," said Mark Milligan, vice president of marketing, CoWare. "These new models give designers using the ZSP cores even greater ability to differentiate their designs in competitive applications."
By running SystemC simulations and performance analysis in ConvergenSC with the new CoWare ZSP models, users can determine the optimum architecture for their specific application and debug the interaction between software and hardware early in the design process. The tools let customers perform detailed analysis of processor throughput and latency, as well as memory subsystem performance and bus analysis. Analysis results can be viewed graphically and used to determine how a design and the application software could be optimized. With the ability to measure the key parameters that affect processor performance, users can design better performing systems optimized around the LSI Logic ZSP cores.
The models are based on a jointly developed, high performance, fully instrumented integration of the LSI Logic ZSP Core Simulator in SystemC. They also feature an additional cycle accurate model of the LSI Logic Memory Subsystem (MSS)-providing users the choice of using additional pre-verified IP from LSI Logic or developing their own custom memory subsystem-and include internal and external memory and Z.turbo TLM APIs for ease of use and system integration flexibility. The models support multi-instance, multi-core simulations and are integrated with the LSI Logic software tool chain for increased simulation performance and software debug ease of use.
Pricing and Availability
CoWare's model for the LSI Logic ZSP500 is available now. Models for LSI Logic's other ZSP cores will subsequently follow. For pricing information, contact your local sales office. For more information on CoWare's models for the LSI Logic ZSP cores and other models in the ConvergenSC Model Library, visit http://www.coware.com .
LSI Logic's SystemC models for the ZSP cores and the subsystem components are also available for licensing directly from LSI Logic. For more information, visit http://www.zsp.com .
Become a member of the CIMdata PLM Community to receive your daily PLM news and much more.
Tell us what you think of the CIMdata Newsletter. Send your feedback.
CIMdata is committed to your privacy. Your personal information will never be sold or shared outside of CIMdata without your express permission.