CIMdata PLM Industry Summary Online Archive
25 October 2004
Product News
New Palladium II Extends Cadence Acceleration/Emulation Leadership; Cadence Delivers Unparalleled Speed and Capacity to Tackle the Most Complex SoC Verification
Cadence Design Systems, Inc. announced its next-generation IncisiveT Palladium® II acceleration/emulation system that delivers up to twice the speed and capacity of the first-generation Palladium system. Built on the company's processor-based verification technology, the Palladium II system is targeted at designers verifying the most complex system-on-chips (SoCs) in the wireless, networking, computing and multimedia markets. The Palladium II system achieves an industry-first by reaching 256 million-gate capacity and is just one-third the size of the first-generation system.
An integral part of the Cadence Incisive functional verification platform, the Palladium II accelerator/emulator optimizes the system design chain by helping companies get to first software and first silicon with even greater speed and efficiency. Teams can develop and fully verify embedded systems software before receiving first silicon, thereby helping shrink the development cycle dramatically. In addition, verifying software prior to silicon tapeout enables designers to find bugs that can be fixed optimally in silicon, as opposed to attempting to "patch" the software at a later date.
"As developers of mainframe computers with the largest capacity requirements in the industry, the Palladium II operating in our development lab in Boeblingen, Germany has enabled us to perform concurrent hardware and software co-verification at a high level of productivity," said Kyle VanKleeck, VP Systems Hardware Development, IBM. "Palladium II has provided the capability to allow a complete virtual power-on which has accelerated the bring-up of our product's development cycle. We have also benefited from the Palladium II's remote multi-user access feature, which has allowed four different development sites around the world to employ the system around the clock, 24 by 7."
The system is the next generation of Cadence's massively parallel Boolean computing engine and processor-based architecture. Built with advanced sub-100 nanometer silicon, it leverages high-speed on-chip memory, high-bandwidth interconnect, and multi-chip module packaging technology. This architecture allows direct communication between every processor in the Palladium II accelerator/emulator, enabling fast and efficient communication running at 190MHz. The new architecture powers the accelerator/emulator engine to achieve the industry's fastest compile time at 10 million to 30 million gates per hour and fastest run-time performance at greater than 1 MHz speed.
"At NVIDIA, we have deployed over 400 million gates of Palladium II capacity on multiple projects," said Brian Kelleher, vice president of hardware engineering, NVIDIA. "We continue to choose the Palladium family, and in particular the new system, because of the proven performance advantages that the technology has provided for us in the past. We are committed to continuing to work with Cadence as the new system provides even faster speed and efficiency, and we anticipate our verification productivity to significantly increase in the coming months. We look to products like the Palladium II system to help enable us to bring new products to the market on time, critical for success in the multimedia chip arena."
The Palladium II accelerator/emulator allows target connections of up to 61,440 I/Os, enabling verification of a full system or multiple chips running in parallel. In addition, the multi-user mode can support up to 32 users independently running both in-circuit emulation and simulation acceleration. The system allows multiple users to access and verify multiple pieces of their hardware and software code, run regression tests or validate different blocks of their design. The optional remote access feature allows users in multiple locations to collaborate or work separately on various blocks or designs.
The advanced verification environment in the new system provides the most comprehensive support for hardware/software co-verification. Capabilities now include transaction-based acceleration, availability of verification IP, integration with software debuggers, assertion-based acceleration, full support for Linux platforms and broad support of design languages and standards. The system's high memory capacity enables superior debug capability including InfiniTrace, fast trace upload, dynamic target support, and integration with the Incisive Unified Simulator SimVision debugging environment.
The Incisive Palladium II accelerator/emulator and its advanced verification environment have already been deployed by key customers and are expected to be available to the general public this quarter. Cadence also offers the new system through Acceleration-on-Demand. Acceleration-on-Demand is Cadence's unique licensing model whereby users can swap Incisive Unified Simulator licenses for additional accelerator/emulator capacity at run time.
For more information about the Cadence Palladium II accelerator/emulator, please visit: http://www.cadence.com/products/functional_ver/palladiumII/index.aspx .
Become a member of the CIMdata PLM Community to receive your daily PLM news and much more.
Tell us what you think of the CIMdata Newsletter. Send your feedback.
CIMdata is committed to your privacy. Your personal information will never be sold or shared outside of CIMdata without your express permission.