CIMdata PLM Industry Summary Online Archive
28 February 2011
Product News
Cadence Opens and Extends Verification IP Catalog for Use across Silicon, SoC and System Development
Cadence Design Systems, Inc. detailed the extensive expansion of its broad portfolio of verification IP (VIP) and memory models, which delivers a verification solution spanning silicon, SoC and system development. The Cadence® VIP offering boasts support of new protocols such as ARM® AMBA® 4 and MIPI to address early IP verification and integration through to system validation in demonstration of the EDA360 vision. In addition to memory models and VIP obtained from last year’s acquisition of Denali®, complementing the metric-driven Cadence VIP, the expanded offering now supports all major third party simulators, effectively providing designers a one-stop shop of mainstream and emerging protocols for developing and verifying today’s advanced electronic designs.
“As a technology leader and global IP supplier, ARM sees firsthand that the complexity involved with designing today’s SoCs and systems is matched only by the complexity entailed with verifying them,” said Joe Convey, director of design enablement, ARM. “Our customers create the world’s most advanced products and depend on the latest verification technology to reduce risk and speed time to market. With its high-quality verification IP that spans leading protocols, such as the newly released AMBA 4 specification for efficient SoC and FPGA designs, Cadence delivers the breadth and depth engineers need to validate a wide scope of designs, from the mainstream to the most advanced technology available.”
Specifically focused on accelerating the verification process and product delivery, Cadence’s VIP Catalog covers more than 30 complex and emerging protocols and is included in an expanded VIP Catalog that features:
Support for third-party simulators across the entire portfolio to enable all customers to deploy Cadence VIP on top of existing environments, and extended support of the Universal Verification Methodology (UVM)
Expanded protocol availability, featuring early delivery of verification IP for emerging protocols such as the AMBA 4 specification, the latest MIPI protocols (M-PHY, DigRF and UniPro), PCI Express Gen 3, SuperSpeed USB, and Ethernet 40/100G, as well as new memory models including DDR4, LRDIMM, and Flash ONFI 3.0.
New use models, including system validation with new accelerated VIP that addresses hardware/software integration and a new SoC Portfolio that makes SoC verification more cost effective, and a roadmap for extending the solution to enable software-driven verification, a new approach providing a programmer’s view of system verification.
“Xilinx excels in bringing ASIC-class capacity and performance to the ever-expanding FPGA market with support for the AMBA4 Advanced Extensible Interface (AXI4) on-chip interconnect,” said Rick Tomihiro, director of marketing, Semiconductor IP at Xilinx. “Cadence is helping us meet our customers’ need for advanced verification methodologies by supplying powerful VIP support for AMBA AXI4™ packaged in the easy-to-use Xilinx ISE tool suite.”
The overview of the new VIP Catalog, including a listing of specific protocols and new capabilities, is available at the Cadence Web site.
Become a member of the CIMdata PLM Community to receive your daily PLM news and much more.
Tell us what you think of the CIMdata Newsletter. Send your feedback.
CIMdata is committed to your privacy. Your personal information will never be sold or shared outside of CIMdata without your express permission.