CIMdata PLM Industry Summary Online Archive

10 July 2012

Product News

Synopsys and SMIC Announce DesignWare IP for 40-nm Low-Leakage Process

Synopsys, Inc. and Semiconductor Manufacturing International Corporation announced the availability of a broad set of Synopsys DesignWare IP on the SMIC 40-nanometer (nm) low-leakage (40LL) process. The SMIC 40LL process technology combines advanced immersion lithography, strain engineering, ultra shallow junction and ultra low-k dielectric to deliver the optimized power and performance required of mobile multimedia and consumer devices. By offering a wide range of proven IP on SMIC's advanced low-power process, Synopsys is enabling designers to incorporate more functionality into their advanced system-on-chip (SoC) designs with less risk and faster time to market. Since 2005, the collaboration between Synopsys and SMIC has resulted in Synopsys' delivery of a broad portfolio of IP supporting SMIC processes from 130-nm to 40-nm.

Synopsys DesignWare IP available now or scheduled to be available later this year on the SMIC 40LL process includes:

  • Interface IP for widely used protocols such as USB 2.0/3.0, PCI Express 2.0/1.1, MIPI, SATA, DDR, and HDMI that reduces interoperability risk
  • Audio codec and data converter IP, optimized for a wide range of high-performance, low-power applications
  • Embedded memories and logic libraries that enable designers to achieve both high speed and low power across the entire SoC

"Access to a broad portfolio of silicon-proven IP in a high-performance, low-power process technology is critical for companies designing SoCs for multimedia consumer products in China and around the world," said Chris Chi, Chief Business Officer at SMIC. "Our collaboration with Synopsys offers designers targeting the consumer market a proven path to a wide range of technology-leading IP on advanced process nodes. Our first-pass silicon success with Synopsys' DesignWare USB, HDMI and audio codec IP, where all critical performance metrics meet or exceed the target specifications, demonstrates the stability and maturity of SMIC's 40LL technology."

"Our longstanding collaboration with SMIC provides SoC designers with optimized IP across a range of processes for widely used interface protocols such as USB, PCI Express and DDR, as well as foundational elements such as logic libraries and embedded memories," said John Koeter, vice president of marketing for IP and systems at Synopsys. "Together, we have a track record of silicon success over a range of IP from 130-nm to 65-nm. Extending our IP offerings to SMIC's 40LL process allows designers to take advantage of SMIC's advanced low-leakage process technology and integrate high-quality IP with less risk."

For more information, please visit www.smics.com.

 

Become a member of the CIMdata PLM Community to receive your daily PLM news and much more.

Tell us what you think of the CIMdata Newsletter. Send your feedback.

CIMdata is committed to your privacy. Your personal information will never be sold or shared outside of CIMdata without your express permission.

Subscribe