Cimdata Logo

Industry Summary Articles

Wednesday, March 09, 2016

Cadence to Showcase Design Solutions at TSMC's 2016 Technology Symposium

Cadence Design Systems, Inc. announced it is scheduled to showcase 10nm FinFET (10FF) and 16nm FinFET Plus (16FF+) advanced-node technologies that optimize customer designs and manufacturing efficiency at this year's TSMC Technology Symposium in booth 103 on March 15, 2016, in San Jose, Calif.

What:
Cadence is planning to hold several demonstrations across a broad range of technology solutions including:

  • Library characterization combining the foundry-trusted Virtuoso® Liberate™ Characterization Solution and the silicon-proven Spectre® Circuit Simulation Platform
  • Circuit simulation with Spectre Accelerated Parallel Simulator (APS), Spectre eXtensive Partitioning Simulator (XPS) and Virtuoso AMS Designer for analog, RF design, FastSPICE and mixed-signal system-on-chip (SoC) verification
  • Wafer-level chip-scale packaging (WLCSP) flow from design to verification signoff using Cadence® SiP Layout and Cadence Physical Verification System (PVS)
  • Cadence and TSMC's innovative solutions for custom design flows at 10nm with Virtuoso Advanced Node
  • Cadence full-flow digital solution for best-in-class power, performance, and area (PPA) and a fast path to design closure
  • Tempus™ Timing Signoff Solution, Voltus™ IC Power Integrity Solution, and Quantus™ QRC Extraction Solution for 10nm silicon-proven signoff with tightly-integrated Innovus™ Implementation System and Virtuoso Variation-Aware Implementation Option flows for 10X faster design closure
  • Layout dependent effect (LDE) and PVS acceleration for 10nm analog and digital designs using Virtuoso and Innovus solutions
  • Latest multi-link and multi-protocol PHY for PCI Express® (PCIe®) 4.0, mixing networking protocols with a single macro, offering long-reach and high-power efficiency
  • Eye diagrams for test chips operating at 3200Mbps on 16FF+ and 2400Mbps on 28HPC process nodes
  • Complete Internet of Things (IoT) subsystem with Cadence SoundWire for MIPI®, QSPI, I2C, and SPI for rapid system development and reduced integration effort

When:
March 15, 2016

Where:
Booth 103 
TSMC 2016 Technology Symposium
San Jose McEnery Convention Center 
150 West San Carlos Street
San Jose, CA 95113

To view the original press release, please click here.

Search for Cadence on CIMdata.com

r
ipad background image

Featured Cimdata Reports

ipadcontent
PLM-Enabled Digital Transformation Benefits Appraisal Guide

The Guide is designed to help potential PLM users evaluate the applicability and payoffs of PLM in their enterprise, and to help existing users of PLM monitor the impact it is having on their product programs.

ipadcontent
PLM Market Analysis Reports

The PLM MAR Series provides detailed information and in-depth analysis on the worldwide PLM market. It contains analyses of major trends and issues, leading PLM providers, revenue analyses for geographical regions and industry sectors, and historical and projected data on market growth.

ipadcontent
PLM Market Analysis Country Reports

These reports offer country-specific analyses of the PLM market. Their focus is on PLM investment and use in industrial markets. Reports cover Brazil, France, Germany, India, Italy, Japan, Russia, South Korea, the United Kingdom, and the United States.

ipadcontent
Simulation & Analysis Market Analysis Report

This report presents CIMdata’s overview of the global simulation and analysis market, one of the fastest growing segments of the overall product lifecycle management market, including profiles of the leading S&A firms.

ipadcontent
CAM Market Analysis Report

This report presents CIMdata’s overview of the worldwide CAM software and services market. It also includes a discussion on the trends in the CAM industry and updates on the top CAM solution providers.