Cimdata Logo

Industry Summary Articles

Friday, October 25, 2019

Astera Labs Accelerates PCI Express 5.0 System Deployment in Collaboration with Intel and Synopsys

 

Astera Labs Inc., in collaboration with Synopsys, Inc.  and Intel announced an industry-first demonstration of a complete PCI Express® (PCIe®) 5.0 system, delivering 32 GT/s speeds for next-generation server workloads. The end-to-end solution showcases system-level multi-vendor interoperability between Intel's PCIe 5.0 test chip, Synopsys' silicon-proven DesignWare® Controller and PHY IP for PCIe 5.0, and Astera Labs' industry-first Smart Retimer SoC for PCIe 5.0. The companies will demonstrate the solution at the PCI-SIG Developers Conference in Taipei, October 28-29.

"We're excited to collaborate with Synopsys and Intel to prove to the industry that we are ready for PCIe 5.0 customers and we are actively sampling our retimer SoC now," said Jitendra Mohan, chief executive officer, Astera Labs. "We've delivered the world's first PCIe 5.0 Smart Retimer that provides backwards compatibility, enabling developers to future-proof their systems by leveraging the solution for PCIe 4.0 now and having a pin-compatible solution for PCIe 5.0 when systems are available in 2020. Collaborating with Synopsys and Intel helped accelerate our development process."

"Synopsys, Astera Labs, and Intel are collaborating to help the PCI Express ecosystem to meet their advanced requirements for networking, storage, and machine learning applications that require extremely high-speed interfaces," said John Koeter, vice president of marketing for IP at Synopsys. "By providing a complete IP solution for PCI Express 5.0, Synopsys enables companies like Astera Labs to get an early start on their designs and benefit from Synopsys' proven expertise in PCI Express to achieve first-pass silicon success for their SoCs."

"PCIe 5.0 technology adoption is crucial as the industry adds accelerated, heterogenous computing architectures and workload-optimized platforms to support the next generation of data-centric platform," said Jim Pappas, director of Technology Initiatives at Intel. "Intel is a staunch proponent of PCIe 5.0 architecture and we are racing to deliver robust solutions that deliver faster speeds and lower latency to meet data centric workload requirements. We are pleased to collaborate with Astera Labs and Synopsys on pioneering this new ecosystem."

 

To view the original press release, please click here.

Search for Synopsys on CIMdata.com

r
ipad background image

Featured Cimdata Reports

ipadcontent
PLM-Enabled Digital Transformation Benefits Appraisal Guide

The Guide is designed to help potential PLM users evaluate the applicability and payoffs of PLM in their enterprise, and to help existing users of PLM monitor the impact it is having on their product programs.

ipadcontent
PLM Market Analysis Reports

The PLM MAR Series provides detailed information and in-depth analysis on the worldwide PLM market. It contains analyses of major trends and issues, leading PLM providers, revenue analyses for geographical regions and industry sectors, and historical and projected data on market growth.

ipadcontent
PLM Market Analysis Country Reports

These reports offer country-specific analyses of the PLM market. Their focus is on PLM investment and use in industrial markets. Reports cover Brazil, France, Germany, India, Italy, Japan, Russia, South Korea, the United Kingdom, and the United States.

ipadcontent
Simulation & Analysis Market Analysis Report

This report presents CIMdata’s overview of the global simulation and analysis market, one of the fastest growing segments of the overall product lifecycle management market, including profiles of the leading S&A firms.

ipadcontent
CAM Market Analysis Report

This report presents CIMdata’s overview of the worldwide CAM software and services market. It also includes a discussion on the trends in the CAM industry and updates on the top CAM solution providers.