CIMdata

PLM News: Contents

Want to receive our daily CIMdata PLM Late Breaking News?
Subscribe to one of CIMdata's Market Services to receive your daily PLM news and much more.

• Altair Engineering Releases Spring 2004 Issue of Concept to Reality; Award Winning Product Design Strategies Magazine Now Available
• Avatech Solutions Appoints New Vice President of Business Development
• Call for Speakers National Manufacturing Week 2005
• CIMdata In The News (From Mechanical Engineering)
• EVE Names Maojet Exclusive Distributor in Taiwan Will Resell EVE's ZeBu Throughout Region
• Jasper Design Automation Names Dale Hayes Vice President of Sales
• More Than 50 New Exhibitors Will Show Technology and Tools at 41st Design Automation Conference
• PLM World 2004 Conference Highlights Increasing Global Interest in Product Lifecycle Management Technology
• RAND Worldwide Appoints New Chief Financial Officer
• Sequence Design Expands Presence in Europe; Targets Low-Power IC Design
• Si2 Announces New Coalition to Enhance Design-for-Manufacturability; Design-to-Manufacturing
• The Open SystemC Initiative and The Open Core Protocol International Partnership Join Forces To Target TLM Layer Standardization
• Web3D Consortium announces CAD Distillation Format (CDF)

• ESI Group 2003 Full-Year Results

• Ambarella Selects @HDL
• ARM Signs 3-Year Purchase Agreement With Verisity For Verification Solutions
• AWR's Analog Office High-Frequency Design Suite Selected by Finisar
• Azul Deploys @HDL Functional Verification
• Epson Signs New Volume Purchase Agreement for Novas Debug Systems
• Faraday Adopts Incentia for ASIC Synthesis & Timing Flow
• Goyatek Picks Incentia's DesignCraft for Synthesis; Fast Runtime & Performance
• Mobileye Tapes out Revolutionary Vision System-on-Chip Using Monterey Physical Design Tools
• NEC Selects Verific Design Automation HDL Component Software
• Philips Extends and Expands Standardization on Synopsys Galaxy Front-End Design Platform for Advanced Semiconductor Process Technologies
• Renault to Extend UGS' Teamcenter® Throughout Its Electronics & Electric Systems Division and Supply Chain
• Siemens Adopts Mentor Graphics Catapult C Synthesis Tool for 50 Percent Reduction in RTL Implementation of C Algorithms
• Toshiba and Toshiba Microelectronics Corporation Adopt Magma's Blast Fusion APX for 90-Nanometer, SoC Product Design

• Ansoft and Synopsys Join to Provide IC/Package Co-Design & Analysis
• ANSYS and Autodesk Expand Global Technology Partnership
• Bluespec Inc. Announces General Availability Of Bluespec Compiler And Bluespec Simulator
• Cadence and CoWare Deliver Electronic System-Level-ESL-Design-for-Verification Flow; System-Level Design Knowledge Reduces Verification Effort by Up to 50%
• Cadence Encounter Platform Supports Virage Logic Structured-ASIC Design Libraries
• CFdesign v7.0 is Solid Edge Certified Select CFD Solution
• Concept Engineering Adds 64-bit Support to SpiceVision PRO to Accelerate Debug and Analysis of Complex Digital, Mixed-Signal, and Analog ICs
• Documentum Delivers Next-Generation Business Process Management
• DP Technology Demonstrates Advanced CAD to CAM Feature Exchange Technology
• Hier Design Licenses Concept Engineering's Schematic Visualization Software
• Incentia Announces New Release of Synthesis and Timing Software
• Informative Graphics Releases Brava!® Desktop 2D Multi-Format View, Print, Markup and CSF Publishing
• MachineWorks™ Version 6.1 Released
• Magma's Parasitic Extraction Capability Validated on UMC's 0.13-micron Processes
• Mentor Graphics Catapult C Synthesis Proven to Create Optimized ASIC/FPGA Hardware from Untimed C++ Up to 20 Times Faster
• Nano-Power! Sequence Launches Nanometer RTL-to-Gate Power Analysis Tool
• New Release of Autodesk Inventor Series Addresses Customers' Priorities
• New Version of VERICUT Improves Documentation with Automatic Inspection Sequence Reports - On Display at IMTS 2004
• Real Intent Releases Support for Accellera's PSL Standard
• Sequence PhysicalStudio Dramatically Reduces Leakage Power; Partners with Artisan to Expand Power Integrity Flow
• Sequence's CoolTime V-Drop & SI Analysis Solution Offers Industry Leading Accuracy and Performance for Nanometer SoC Design
• Silvaco Rolls Out SmartSpice-RF and Inductance Extractor
• Synfora Joins Cadence Connections Program to Provide Tightly Integrated Algorithm-to-Tapeout Synthesis
• Synopsys' HSPICE Advances Circuit Simulation Performance and Analysis
• UGS Launches Solid Edge® Version 16; 'Design With Insight' Vision Eases the Design of Complex Products
• VX Announces Availability of Free Add-On Programs